On peut désormais faire de la simulation UVM avec Verilator, grace à l'ajout du scheduler dynamic par Antmicro
flf
systemverilog
verilog
uvm
verilator
antmicro
FoldFold allExpandExpand allAre you sure you want to delete this link?Are you sure you want to delete this tag?
The personal, minimalist, super-fast, database free, bookmarking service by the Shaarli community