Delete   Set public   Set private   Add tags   Delete tags
  Add tag   Cancel
  Delete tag   Cancel
Daily Weekly Monthly

Daily Shaarli

Previous day
All links of one day in a single page.

Yesterday - July 17, 2026

cachanova/synth-explorer: Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively

Un explorateur de circuits générés/synthétisé avec yosys.

Pour visualiser graphiquement le schema RTL généré par yosys !

synth-explorer yosys rtl flf gui synthesys verilog