No nonsense hardware testing in Rust. Contribute to ethanuppal/dumbname development by creating an account on GitHub.
rust
verilog
verilator
test
simulation
FoldFold allExpandExpand allAre you sure you want to delete this link?Are you sure you want to delete this tag?
The personal, minimalist, super-fast, database free, bookmarking service by the Shaarli community
