Delete   Set public   Set private   Add tags   Delete tags
  Add tag   Cancel
  Delete tag   Cancel

Picture Wall - 79 pics

Signaloid C0-microSD | Crowd Supply
From Scala to Silicon: The Chisel Journey with Jack Koenig
GitHub - VHDL-LS/rust_hdl
sta_basics_course/doc/sta_basics_course.rst at master · brabect1/sta_basics_course · GitHub
Renesas SLG7EVBFORGE FPGA dev board is built around ForgeFPGA SLG47910V low-density FPGA - CNX Software
Delving into Renesas ForgeFPGAs: A Primer on Low-Density Logic Solutions
GateMate Integrated Logic Analyser
The RPGA Feather dev board pairs RP2040 chip with a Lattice iCE40 FPGA for sensor fusion projects - CNX Software
GitHub - chili-chips-ba/openXC7-TetriSaraj: Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our own.
Getting Started with cocotb for absolute idiots | HardwareTeams.com
Simulate FPGA design with Vivado simulation libraries (unisim, etc)
zachjs/sv2v: SystemVerilog to Verilog conversion
From Gaming to Verification : A Beginner's Guide to UVM - Learn FPGA Easily
MahmouodMagdi/Clock-Domain-Crossing-Synchronizers: Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.
Sky130 SPICE, the KiCad way
fredrequin/verilator_xilinx: Re-coded Xilinx primitives for Verilator use
themperek/cocotb-vivado: Limited cocotb interface to Xilinx XSIM simulator.
Jobs dans le FPGA open source
GateMate FPGA Tool Chain
CologneChip Gatemate-A1-EVB Open Source Hardware development board is ready for prototyping | olimex
Olimex Shows Off Its GateMateA1-EVB, a Low-Cost Open-Hardware Board for the Cologne Chip GateMate A1 - Hackster.io
FPGA-Systems - FPGA-Systems Magazine
Solving a Sudoku with SBY and Formal Verification
Antmicro · Initial open source support for UVM testbenches in Verilator
Additionneur binaire
Getting started with Litex on a Tang Nano 9K - jaeblog jaeblog
surfer-project / surfer · GitLab
vhdllint-ohwr
dan-fritchman/Hdl21: Hardware Description Library
Implementing a Buck converter in RTL. | controlpaths.com
c0pperdragon/DIP-FPGA: Breakout boards for FPGAs in DIP format
Bringing The PIO To The FPGA | Hackaday
bl0x/learn-fpga-amaranth: Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
machdyne/fpga-dac: FPGA-based sigma-delta DAC and PCM audio player
Release Chisel3 cheat sheet 3.6.0 · freechipsproject/chisel-cheatsheet
Release v3.0.0 · ghdl/ghdl
An Interactive Introduction to Fourier Transforms
Counting Really, Really Fast With An FPGA | Hackaday
Acoustic Camera - Explanations - YouTube
thejackal360/OpenSPICE: Simulate electronic circuit using Python and the Ngspice / Xyce simulators
An Open Hardware Eurorack Compatible Audio FPGA Front End | Hackaday
Micro FPGAs And Embedded FPGAs
nturley/netlistsvg: draws an SVG schematic from a JSON netlist
KiCanvas
tvlad1234/FakePGA: Simulating Verilog designs on a microcontroller
asicsforthemasses/LunaPnR: LunaPnR is a place and router for integrated circuits
Release Chisel v3.6.0-M1 · chipsalliance/chisel3
Should I learn VHDL if Verilog is becoming more popular? - VHDLwhiz
hVHDL
VHDL Scalar Types – electgon
Floating Point arithmetic in High Level VHDL - Hardware Descriptions
Real-Time dynamic simulation with FPGA vol 1 : the space of states - Hardware Descriptions
Release v2.0.0 · ghdl/ghdl
Exemple pour utiliser le langage de propriété PSL avec GHDL
vhdl-hdmi-out
UART in VHDL and Verilog for an FPGA
Modules CocoTB
TerosHDL
Projects / Platform-independent core collection · Open Hardware Repository
MJoergen formal
Formal verification in VHDL using PSL - VHDLwhiz
MicroZed Chronicles: Installing and Working with GHDL for Verification
PipelineC: Un HDL en C ?
Yet Another VHDL tool
Clk'event vs rising_edge - VHDLwhiz
How to create a PWM controller in VHDL - VHDLwhiz
https://github.com/SymbioticEDA/getting-started-FV
FireAnt - Field Report: Running a RISC-V SoC on FireAnt | Crowd Supply
Open Source Formal Verification in VHDL - Pepijn de Vos - ORConf 2019 - YouTube
Game Boy Color en VHDL
Home - Logic - eewiki
Open Source Formal Verification in VHDL - Wishful Coding
Parser VHDL open source
VHDL or Verilog?
What are the best practices for Hardware Description Languages (Verilog, VHDL etc.) - Stack Overflow
JSON-for-VHDL
How to Divide an Integer by Constant in VHDL - Surf-VHDL
fpga4student.com - A complete 8-bit Microcontroller in VHDL
VHDL in Alliance – A Different Start! | Ashwith