2 results for tags
verible x
-
Open Source SystemVerilog Tools in ASIC Design - Chips Alliance
Tue Aug 31 16:15:16 2021 - permalink -- https://chipsalliance.org/blog/2021/08/04/open-source-systemverilog-tools-in-asic-design/
-
verible un parseur SystemVerilog
Google nous propose un nouveau logiciel libre pour parser du systemVerilog.Wed Feb 5 09:10:16 2020 - permalink -- https://github.com/google/verible